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Digital modulation schemes and spread spectrum tech-
niques are of major importance in modern communications.
This thesis investigates a delta modulation/demodulation
scheme and direct sequence spreading of the digital data.
The clock rate is dithered to enhance the low probability
of intercept advantage of spread spectrum.
The circuitry incorporates small and medium scale
integrated circuits. Experimental results are presented in
some detail. Good quality voice and music were recovered
using a fixed bit rate as low as 10 kbits/sec and a clock
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TABLES OF SYMBOLS AND ABBREVIATIONS
AJ - anti jam
LPI - low probability of intercept
AM - delta modulation
x(t) - band limited analog input to delta modulator
L(t) - binary pulses from delta modulator
t - pulse width
T - period
e(t) - error waveform
y(t) - delta modulator integrator output
±V - delta modulator step size
SS - spread spectrum
DS - direct sequence
PN - pseudo-noise
RF - radio frequency
PRM - phase reversal modulation
FSK - frequency shift keying
FSR - feedback shift register
L - length of maximal length sequence
n - number of shift register stages
ACF - autocorrelation function
CCF - cross correlation function
MF - matched filter
BWno - transmitted bandwidth
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Spread spectrum communication systems are being used
and designed for many applications [Refs. 1-4]. The anti-
jam (AJ) and low probability of intercept (LPI) features
of spread spectrum make the military an important developer
of this technique.
This project investigates a direct sequence spread
spectrum communication system using delta modulation (AM)
and a dithered clock. The dithered clock enhances the
LPI qualities of the direct sequence spreading technique.






AM is one of several methods of analog to digital
conversion. Rather than sending a digital code repre-
senting some amplitude value of a sampled waveform, AM
functions describe changes in signal amplitude from sampling
instant to sampling instant.
Linear AM in a basic form is described by figure 1.
The input is a band limited analog waveform x(t). The
output of this modulator is a waveform L(t) consisting of
pulses of duration x seconds spaced T seconds apart (x <_ T)
having amplitude of either plus or minus V volts. These
pulses are clocked at a rate F = 1/T. If the slope of
the input signal x(t) is positive then while this condition
exists the output waveform L(t) has more positive pulses
than negative ones. The situation is reversed when x(t)
has a negative slope. For a D.C. input the positive and
negative pulses alternate. In the feedback path, L(t)
is integrated and the resulting waveform y(t) consists of
steps which oscillate about the analog input signal x(t).
The difference between x(t) and y(t) is the error signal
Silahaki, R.M. , Adaptive Delta Modulation in Hardware




















































e(t), quantized to limits ±V which means the sign and
2
not the magnitude of the error is quantized.
If e(t) >_ at a clock instant, a positive pulse will
be produced at the output of the encoder. When this pulse
is integrated y(t) is increased by a positive step. This
increase in y(t) will be subtracted from x(t) and a change
in the magnitude of the error signal occurs. If the error
has not become negative by the next clock instant the
output of the encoder will again be a positive pulse.
Eventually y(t) will become greater than x(t); e(t) becomes
less than zero, and a negative pulse will occur at the
output of the encoder resulting in a step decrease in y(t).
The encoder attempts to minimize the error waveform by
varying the polarity of the pulses at the output of the
modulator.
The decoder in linear £M consists of an integrator and
low pass filter. Assuming no errors in transmission, the
L(t) signal is recovered and integrated to give y(t),
identical to the feedback to the error point in the
4
encoder. The low pass filter removes the step-like
quality of y(t) that results from the sampling frequency.






Several problems in linear AM can be identified.
Slope overload occurs when the analog input changes
between samples by an amount much greater than the step
size ±V. This occurs if the input frequency or amplitude
is too great. There is also a minimum amplitude input that
the AM can follow. If the input peak to peak values are
smaller than |±V|, the output will be as if x(t) were
constant. Many methods to expand the dynamic range and
frequency response of AM have been explored [Ref. 9].
In this work, we make use of a continuously variable slope
algorithm which is considered in detail in the next chapter
B. SPREAD SPECTRUM COMMUNICATIONS
A spread spectrum (SS) system is one in which the
transmitted signal is spread over a frequency band much
wider than the minimum bandwidth required to transmit the
data. Various types of SS techniques exist [Refs. 1-4].
This research involves direct sequence (DS) spreading using
a pseudo-noise (PN) sequence to increase the system's
bandwidth.
Advantages of SS systems include
1) Selective addressing capability
2) Code division multiplexing is possible for
multiple access
3) Low density power spectra for signal hiding
4) Inherent message privacy/security
5) High resolution range measurements

6) Interference and jamming rejection.
Two prime disadvantages exist in SS systems.
1) Increased bandwidth compared with conventional
systems
2) Additional complexity including code generators,
correlators and synchronization circuits not
needed in conventional systems.
DS systems are presently the most popular SS systems.
These systems employ a high speed binary sequence, in
addition to the basic data being sent, to modulate the RF
carrier. Carrier modulation can, in principle, be of any
form. In practice, the most common type of modulation is
phase-reversal modulation (PRM) or phase-shift keying (PSK)
with ± tt/2 radians of phase shift for each data pulse. PRM
is equivalent to double-sideband suppressed carrier ampli-
tude modulation (AM-DSB/SC) where the modulating voltage
has two levels. Suppressed carrier transmissions are more
difficult to detect than some other forms of modulations.
A method of generating binary code sequences to be
used as spreading functions, uses a feedback shift register
(FSR) . An n-stage shift register with suitable feedback
connections can generate a periodic binary sequence (maximal-
length or m-sequence) of length L = 2 -1 bits per period.
The autocorrelation function (ACF) of a periodic m-sequence
is a sharp spike with no sidelobes.
The radio frequency bandwidth in DS systems determines
system performance. The result of modulating an RF carrier
19

with a direct sequence is to produce a signal translated
to the carrier's frequency. Since the ACF of a direct
sequence is known and since the ACF and the power spectrum
are Fourier transform pairs, then the power spectrum of
2
the produced signal is a (sin x/x) shape centered at the
2
carrier's frequency. The main lobe of this (sin x/x)
spectrum has a bandwidth twice the clock rate of the modu-
lating code, from null to null, and side lobes whose null
to null bandwidth is equal to the code's clock rate.
Fig. 2 shows the different waveforms associated with DS
spread spectrum systems. In the SS receiver the desired
signal is received along with additive uncorrelated
interference and noise. This mixture of received signals
is correlated, i.e., multiplied with a replica of the same
pseudorandom code (m-sequence) used to spread the wanted
message signal. This correlation process permits recovery
of the message signal. Interference and noise do not corre-
late with the code generated in the receiver and so this
component of the input is suppressed in the receiver.
Fig. 3 shows the relationship between various spectra in an
SS system.
Another way of obtaining the desired signal in an SS
receiver is with the use of a matched filter (MF) to pro-
vide correlation. A MF is an optimum filter for detecting
the presence of a known signal in additive noise. Thus a
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Figure 3. Relationship between various spectra in
a spread spectrum system.
ACF of this m-sequence when the input is that periodic
m-sequence, as shown in Fig. 2. Fig. 4 shows a digital
matched filter. All direct sequence signal bandwidth is
2the bandwidth of the main lobe of the (sin x/x) power
spectrum of the DS waveform which is twice the system's
clock rate Rc . The information rate R is the minimum bit
rate necessary for satisfactory reproduction of the data
at the receiver.
The ratio of the spread or transmitted bandwidth (BWRp!















Figure 4. Digital matched filter realization using
tapped delay line. Inverters correspond
to "zeros" stored, the absence of inverters
correspond to "ones" stored.
Fig. 5 shows a direct sequence spread spectrum system.
Transmitter's and receiver's clocks synchronization circuitry
has been omitted.
C. CLOCK DITHER
It was hypothesized that by dithering the data and PN
sequence clocks the clock frequency components in the
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the probability of intercept (enhace LPI) . Intuitively
the nulls in the ( ) spectrum should disappear and
the side lobes and main lobe blend together. Fig. 6
demonstrates this hypothesis. The experimental results
verify this notion as discussed in Chapter IV. The circuitry
used to accomplish clock dither and system performance




Figure 6. Hypothesized power spectra of the
spread digital sequence with a
dithered clock. Power spectra







Figure 7 is a block diagram of the entire spread
spectrum system design. On the transmitter side a AM,
through logic circuitry, enables one of two 32 bit spreading
sequences from a read only memory (ROM) . A voltage con-
trolled oscillator (VCO) dithered by a modulating voltage
drives the PN sequence output by the ROM. A divide-by-32
counter network clocks the AM. On the receiver side, a
32 stage digital matched filter consisting of cascaded
serial-in-parallel-out shift registers correlates the two
input sequences. The summed output of the shift registers
is applied to a threshold detector, appropriate logic, and
a D-flip flop. The flip flop output is applied to a AM
decoder, and the decoded analog output is filtered and
amplified to drive a speaker. For the purposes of this
project the receiver and transmitter are connected to the
same clock.
B. DELTA MODULATOR
The AM used in this project consists of an integrated
circuit (IC) , the Motorola XC 3413 Codec (encoder-decoder)
.
The single IC combines the encoder and decoder functions.
Rather than providing bipolar pulses, the output of this
IC is a plus voltage for data "ONE" and ground for data



















































A sample and hold network following the voltage comparator
provides output pulses of duration T (the clock period)
.
Fig. 8 is a block diagram of the XC 3418 encoder. The
level detect algorithm is designed to increase the dynamic
range of the IC. The algorithm consists of a four-bit shift
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"ONE's" or "ZERO'S", a result of a rapidly increasing or
decreasing input voltage, the magnitude of the step size
is increased at the slope polarity switch. The step size
magnitude increases at each clock pulse until this "coin-
cidence" no longer holds. The algorithm is repeated in
the decoder allowing a close replica of the original input
signal to be recovered. The manufacturer describes this
algorithm as continuously variable slope AM (CVSD) . Fig. 9
































































example of waveforms associated with the IC. The filter
output x(t) represents an approximation to the original
input x (t)
.
The AM encoder is clocked by a dithered clock that
varies in frequency from approximately 20 kHz to 24 kHz.
New data occurs on the falling edge of the clock. The
AM output is used to gate the proper PN sequence code in
the data spreading circuitry.
The AM decoder used in the receiver is clocked by the
same clock as the transmitter AM. The digital matched
filter circuitry provides the digital data input to the
AM decoder at the required +5V and ground potentials. The
digital data is converted to an analog voltage by the AM
decoder.
The analog output of the AM decoder in the receiver
passes through a low pass filter (LPF) which is a six-pole
active LPF. It consists of three second order stages.
The active device for each stage is a 741 operational ampli-
fier. Appendix 3 provides the transfer function of the LPF.
Audio amplification is achieved by a single LM 380 audio
•power amplifier which also provides the tone and volume
controls for this last output stage of the receiver.
Appendix A contains schematics and the printed circuit





The bandwidth spreading part of the system is shown
in Fig. 11. The sequence generator continuously produces
the sequences S, and S corresponding to "ONE" and "ZERO"
respectively of the digital data output of the AM encoder.
These sequences and the incoming data d(t) are applied to
AND gates in the sequence distributing logic circuitry and
then the resulting outputs pass through an OR gate. The




























filter. A VCO output, after amplification by a single
feedback bipolar junction transistor (BJT) amplifier
provides clock pulses at a high rate to the digital
matched filter shift registers. These clock pulses are
applied to the modulo-32 frequency divider to obtain clock
pulses of a comparatively slow rate to the AM encoder. The
frequency divider, a five stage binary counter, also
addresses the programmable ROM sequence generator, through
its five output ports. During each slow clock pulse period
to the AM, the 32-bit sequences are generated. In this
manner synchronization of the Am codec and the bandwidth
spreading sequences is achieved. Fig. 12 shows the circuit
diagram of the bandwidth spreading system.
1. Sequence Generator
The sequence generator is a 256-bit (32 words by
eight bits) fusible-link, Schottky, open-collector, pro-
grammable ROM. Its memory is programmed to provide on each
of the first six outputs m-sequences of length 31 which
are normally produced by a five-stage feedback shift
register. The last two outputs of the ROM provide the
complement sequences of the first two m-sequences. Since
there are 32 words, an extra bit (zero) is added to the
m-sequences to increase their lengths from 31 to 32. The
ROM is of the open-collector type and pull-up resistors of
the order of 500 Ohms are connected to the outputs to






























Figure 12. Circuit diagram of the spreading
system.
data d(t) , is achieved by using the chip sequence emerging
from the last two outputs of the ROM. The other six
outputs are available to change the code. Fig. 13 shows
the general arrangement of the TI 74188 PROM used, the
stored logic levels and the pull-up resistors. Table I
shows the procedure followed to store into the PROM's
32x8 bit memory matrix the chip sequences.
The words at the eight (01 to 08) outputs of the

























































Figure 13. TI 74188 PROM. The dot in the memory matrix
means a "high" level and the absence of a
dot means a "low" level.
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Table I: Programming of the PROM
Row
Addressed Data Stored
Decimal Hexadecimal Binary (high, low) Hexadecimal
00 1 1 1 1 1 1 FC
1 01 1 1 1 1 1 1 FC
2 02 1 1 1 1 1 1 FC
3 03 1 1 1 1 1 1 FC
4 04 1 1 1 1 1 1 FC
5 05 1 1 OB
6 06 1 1 1 1 1 IF
7 07 1 1 1 1 1 7G
8 08 J. 1 1 DO
9 09 1 1 81
10 OA 1 1 1 1 1 6E
11 OB 1 1 1 1 A5
12 OC 1 1 1 1 95
13 OD 1 1 1 C8
14 OE 1 1 1 13
15 OF 1 1 1 89
16 10 1 1 1 1 33
17 11 1 1 1 1 1 9D
18 12 1 1 1 1 1 6E
19 13 1 1 1 1 33
20 14 1 1 1 46
21 15 1 1 1 23
22 16 1 1 1 C4
23 17 1 1 1 1 6A
24 18 1 1 1 1 5A
25 19 1 1 1 1 1 9D
26 1A 1 1 42
27 IB 1 1 1 EO
28 1C 1 1 1 1 1 B9
29 ID 1 1 1 1 1 2F
30 IE 1 1 03
31 IF 1 1 03
36

activated in sequence by the outputs of the five stages
of the modulo 32 counter. A memory enable (S) input is
provided to control the output states. When the enable
input is in the low state, the outputs present the contents
of the selected word.
The chip sequences used for spreading the incoming
data d(t) are:
11111001101001000010101110110000
representing a "ZERO" and
11111000110111010100001001011000
representing a "ONE".
Fig. 14 shows the calculated autocorrelation functions
(ACF) and cross-correlation function (CCF) of the "ONE" and
"ZERO" PN sequences. Fig. 15 and Fig. 16 are computer
generated ACF ' s
.
2 . Logic
The sequence distributing logic circuit consists
of an inverter, an AND gate, and an OR gate. One inverter
is used to invert the "ZERO's" of the data so that they are
ANDed with the corresponding chip sequence S . Also the
"ONE" data are ANDed (without inverting) with the chip
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The clock of the system is an LM566 VCO. The
frequency of the VCO is a linear function of a control
voltage, referred to as the modulating or dither voltage.
The clock center frequency is determined by an external
resistor and capacitor. The BJT amplifier amplifies the
clock pulses to a peak voltage of 8V.
4 Frequency Divider
The frequency divider consists of two cascaded
four-bit, up/down, binary, synchronous counters (DM 74193 's
The counter outputs change state after the low-to-high
transition of the clock. Each counter individually counts
up to 16 different states. When the first counter is in
state 15 (1 1 1 L) and in the count-up mode, a clock
pulse (carry) will change the counters state to state zero
(0 0-) on the rising edge and simultaneously clock the
following counter through the appropriate count-up terminal
By using the four outputs of the first counter and the
first output of the second counter, a modulo 32 counter is
constructed. This counter addresses the 3 2 rows of the
memory matrix of the ROM in sequence, and its output
provides the slow clock to the AM codec.
For a clock rate out of the BJT amplifier of
704 kHz, the AM is clocked at 704 kHz/32 = 22 kHz and thus
the bit rate out of the AM is 22 k bits/second. The
41

time duration of each bit of the data d(t) is 45.45 usee.
The time required for generation of each 32 bit chip
sequence is the 45.45 ysec. Fig. 17 shows the timing
diagram of the modulo-32 counter. The AM digital output
(data d(t)) is assumed to be "ONE" and the coresponding
chip sequence is S, .
D. DIGITAL MATCHED FILTER
Fig. 18 is a block diagram of the digital matched
filter used in this project.
The digital matched filters consist of a simple 32
stage serial-in parallel-out shift register. Each stage
of the shift register is tied to the data "ZERO" and data
"ONE" summing junction either through an inverter or
directly to a summing resistor. A direct connection corres-
ponds to a "ONE" of the input chip sequence; an inverter
connection corresponds to a "ZERO". In this manner, one
32 stage shift register suffices for both the data "ZERO"
and data "ONE" sequences. The shift registers are clocked
from the modulated (dithered) VCO.
The data "ZERO" and data "ONE" summing junctions pro-
vide inputs to two voltage comparators referenced to a
voltage level set by a resistive voltage divider. The
threshold is set above the highest sidelobe in the cross-
correlation of the "ONE" and the "ZERO" data sequences.
Each of the two outputs triggers a monostable multi-
vibrator. These components provide latitude in shaping


























O o o o 41- U <
CD DO z 5
z O w ".2
Z 2 3uj7 o LU z
•,n o
s±ndino i- < . *





































Digital logic is necessary to provide a proper input
to the receiver AM decoder. The AM decoder requires a
"ONE" or a "ZERO" for a full clock period. The following
truth table determines the necessary logic function for
the pulses from the monostable multivibrators to a delay
flip-flop.
Pulse from "ONE" Pulse from "ZERO" Input to
Schmitt trigger Schmitt trigger D-flip-flop1010 110
The function ("ONE") "ZERO" describes the above truth
table and is used as the input to the delay flip-flop.
The D-flip-flop is clocked by the same divide-by-32 clock
driving the delta modulators. To properly apply the data
to the D-flip-flop it is necessary to shorten the width
of this clock pulse using a monostable multivibrator. The
output of the D-flip-flop is applied to the delta-demodulator
Fig. 19 is a timing diagram which uses as an example
the data sequence from the transmitter AM encoder.
Circuit schematic diagrams, printed circuit board foil
patterns and pictures of bread board circuits of the digital
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Once the spread spectrum system was operational
several experimental areas were to be checked as listed:
(1) Outputs of various stages to ensure proper
functioning.
(2) Performance of the system with additive, white,
Gaussian noise and comparison with predicted behavior.
(3) Performance of the system with separate clocks
in the transmitter and the receiver.
(4) LPF frequency response.
(5) Power spectra of spreading circuitry output with
and without the dithered clock.
A. OUTPUTS AT VARIOUS STAGES IN THE SYSTEM
1. Spreading Circuitry Outputs
Fig. 20 is the output of the BJT amplifier clock
and the divide-by-32 slow clock. Fig. 21 shows the chip
sequences generated by the PROM and recorded by a brush
reocrder. Fig. 22 and Fig. 23 are oscilloscope displays
of the spreading sequences. The photographs were taken
with a fast clock rate of about 800 kHz. The sequences
repeat with frequency 800 kHz/32 = 25 kHz. The period of
each sequence S, and S is 40 ysec. The peak amplitude
of each chip is 4.6 V. Fig. 24 is the clock from the
BJT without dither and Fig. 25 is the clock with dither.
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Figure 20. Shift register clock and & M clock
2 volt/vert. div. , 5 Psec/horiz. dif
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Figure 21. Chip sequences generated by the PROM
Upper trace corresponds to a data "zero"




Figure 22. "ZERO" S chip sequence 2 volt/
vert. div. , 5 ysec/Horiz, div.
Fig. 23. "ONE" S, chip sequence 2 volt/




Fig. 24. Clock pulses out of the BJT amplifier
without dither, 2 volt/vert, div.,
0.5 ysec/Hor. div.
Fig. 25. Clock dithered with a 4 kHz square
wave, 5 V peak to peak.
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No pictures of the output of the AM encoder are
available. Synchronization of the oscilloscope was not
possible with a random data output of the AM encoder.
2 . Digital Matched Filter Outputs
Fig. 26 and Fig. 27 are dual trace photographs of
the cross correlations and autocorrelations at the summing
junctions of the digital matched filter (DMF) . Fig. 28
is a dual trace of the two summing junctions with a square
wave out of the transmitting AM (resulting from a D.C.
analog input) . Fig. 29 shows a summing junction output
with music applied to the transmitting AM and a dithered
clock. Fig. 30 and Fig. 31 are dual traces of the trans-
mitter AM output with D.C. input and the summing junctions
of the DMF. Note correlation peaks corresponding to data
Fig. 26. Upper trace: cross correlation of
"ZERO" sequence on "ONE" taps.
Low trace: ACF of "ZERO" sequence.
0.5 volt/Vert. div. 10 ysec/Horiz. div,
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Fig. 27. ACF of "ONE" sequence and cross
correlation of "ONE" sequence on
"ZERO" taps.
Fig. 23. Dual trace of the "ZERO" (low trace;
and "ONE" (upper trace) summing
junctions, with DC input to AM
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Fig. 29. "ZERO" summing junction output with
music into the Am and clock dithered
by a square wave of 4 kHz and 6V
amplitude peak to peak
Fig. 30. Low trace: Output of transmitter's
AM with DC analog input and output
of the "ZERO" summing juntion of the MF
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Fig. 31. Output of transmitter's Am with DC
analog input and output of the "ZERO"
summing junction of the MF
"ONE" and "ZERO". Fig. 32 and Fig. 33 are similar dual
traces showing the summing junction output with the
receiver AM decoder input signal.
3 . Outputs of the Receiver AM Decoder
Fig. 34 is a dual trace of the DMF summing junctions
with a square wave applied to the transmitter AM encoder
and Fig. 35 shows the square wave applied to the transmitter
and the final waveform output of the receiver after the LPF
.
Fig. 36 is a dual trace of a 600 Hz input sine wave and
the filter output, and Fig. 37 shows input and output for
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Fig. 32. Low trace: input to receivers AM with
DC analog input and output of the "ONE"
summing junction of the MF
Fig. 33. Input to the receiver's i^A with DC




Fig. 34. Square wave input to AM. Lower trace
ACF of "ZERO" sequence; upper trace:
ACF of "ONE" sequence.




Fig. 36- 600 Hz sine wave input to AM and output
of filter
h




a 2kHz sine wave. Fig. 38 and Fig. 39 show voice and
music system input and output.
^W^^WW^^-W^^WJW::-' ~^~%
Fig. 38. Low trace: Voice input to AM 0.5 volt/
vert div.
Upper trace: Output of filter 2 volt/
vert div. 2 msec/Hor. div.
Fig. 39. Low trace: Music input to AM and
1 volt/vert. div.
Upper trace: Output of filter 5 volt/
vert div. 2 msec/Hor. div.
c;q

B. SYSTEM PERFORMANCE WITH ADDITIVE NOISE
A subjective evaluation of the system's performance
with additive white, Gaussian noise was made. Noise from
a General Radio Co. , Random Noise Generator type 1390-B
was amplified and summed with the PN sequence.
The amplification and summing circuitry is shown in
Appendix A. Table II is the resulting data from this
experiment. The system functioned well up to a signal to
noise ratio of -4.5 dB. The processing gain of a 32 bit
PN sequence is approximtely 15 dB and if one assumes digi-
tal circuitry requires 8 to 12 dB of signal-to-noise ratio
(SNR) to function properly, then the experimental results
are close to what is expected.
Fig. 40 is the PN sequence at the noise summing junction
without noise. Fig. 41 shows the sequence plus noise at
a SNR of about -1 dB. Fig. 42 is the output of a summing
junction without noise and Fig. 43 is the same summing
junction output with noise.
C. SYSTEM PERFORMANCE WITH SEPARATE CLOCKS IN THE TRANS-
MITTER AND RECEIVER
The receiver shift registers were driven by a signal
generator square wave to attempt to synchronize the trans-
mitter and receiver using different clocks. The AM decoder
clock was derived from ORing the outputs of the data "ONE"
and "ZERO" monostable multivibrators in the DMF . When no
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Fig. 40 PN sequences at noise junction. Signal
level 0.46 volts RMS 0.5 volt/vert, div,
5 usec/Hor. div.
Fig. 41 Output of noise junction signal plus
noise level 0.7 volt RMS, signal is




Fig. 42 Output of "ZERO" summing junction with
DC input to transmitter AM. Signal level
to noise junction 0.46 volts RMS 0.5 volt/
Vert. div. 20 ysec/Hor. div.
iFwmlajj^^^j^^-ii^ih&amaJiiiJa^
Fig. 4 3 Output of "ZERO" summing junction with
DC input to transmitter AM signal plus
noise at noise junction.
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was possible. Once the transmitter clock was dithered,
with no attempt made to dither the receiver clock, audible
output of poor quality could be achieved.
D. LOW PASS FILTER FREQUENCY RESPONSE
Fig. 44 is the experimental amplitude frequency response
curve of the six-pole, low pass filter.
E. POWER SPECTRA OF SPREADING CIRCUITRY OUTPUT WITH AND
WITHOUT CLOCK DITHER
To test the original clock dither hypothesis mentioned
in Chapter II, the power spectra of the spread PN sequence
was taken with and without clock dither. To allow this
data to be taken, the clock rate of the fast clock had to
be reduced by approximately a factor of 10 for compatability
with available spectrum analysis equipment.
Fig. 45 is the power spectrum of the PN sequence with
no dithered clock. Fig. 46 shows the power spectrum with
a small amount of dither. Fig. 4 7 and Fig. 4 8 are the power
spectra with progressively more dither. Data appears to
agree with the hypothesis.
The data was taken with a Spectral Dynamics Corp.
Model 360 Digital Signal Processor.
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V. COMMENTS AND CONCLUSIONS
AM provides a relatively simple modulation/demodulation
(MODEM) scheme. A single AM IC provides A/D and D/A
conversion for good quality voice or music reproduction.
Clock dither does not appreciably affect this MODEM.
Use of a sequence generating ROM and a digital MF is
a simple method of recovering a spread signal. Some noise
immunity is obtained even with a relatively short PN
sequence. Dithering the clock does not affect the despread-
ing operation, as long as the receiver and transmitter
clocks are synchronized.
Use of printed circuit boards, shielded chassis, and
coaxial cables improved the system greatly over the original
breadboarded circuits.
Several areas for improvement or further evaluation
are listed:
(1) Power supplies could be better regulated.
(2) The DMF voltage comparator could be better
designed.
(3) The audio amplifier design could be improved
upon.
(4) The input analog waveform should be amplitude




(5) Error correcting coding could be used for better
performance in low SNR applications.
(6) Design of the system for radio frequency trans-
mission would be interesting.





Schematic Diagrams and Printed Circuit Foil Patterns
Figs. 49 through 65 are schematic diagrams, printed
circuit (PC) board foil patterns and photographs of bread-
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Figure 49. Schematic diagram of the AM
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Component List for the LPF
OP AMPS - 741
R11' R2 2 ' R21' R22' R31' R32 " 10K









CH' c12' C21' C3i " 0-0082U
C 22 ,C 32
- 0.012P

























































































































































Component List for AM PC Board
CI - 0.33 y
C2 - 4 y
C3,C4,C12 - 0.1 y
C5 - 10 v
C6,C7,C8,C14 - 0.0082 y
C9 / C13 - 0.012 y
CIO - 0.05 y
Cll - 0.47 y
C15 - 1000 y
IC1 - XC 3418 (AM)
IC2-IC4 - 741 (OP AMP.)
IC5 - LM 380 (Audio Amp.)
Rl - 2 . 4M
R2 - 18K






R12 - 5. IK
R13, R15 ,R21 -
R14 - 5.7K
R18 - 10K POT















































Component List for Digital Matched Filter Schematic
Rl - R64 - 200 K
R65,R66 - 100K
R67 - 75K
R68 - 100 K POT
R69,R70 - 10K POT
IC1-IC5 - DM 7404 (Inverter)
IC6 - DM 7408 - (AND-gate)
IC7 - LM 319 (Dual Comparator)
IC8,IC9,IC15 - LM 74121 (Monostable Multivibrator)
IC10 - DM 7474 (D-Flip Flop)



























































































































































Component List for DMF PC Board
R1-R64 - 200K
R65,R68,R71 - 10 K POT
R66,R67 - 50 K POT
R69,R72,R73 - 100K
R70 - 100 K POT
C1-C3 - 0.0C1 y
C4,C5 - 5 y
C6-C9 - 0.003 y
IC1 - DM 7474 (D-Flip Flop)
102,105,106 - DM 74121 (Monostable Multivibrator)
IC3 - DM 7408 (AND-gate)
104,109,1011,1013,1015 - DM 7404 (Inverter)
IC7 - LM 319 (Dual Comparator)












































































































































































































Component List for Sequence Generator PC Board
R0,Rl,Rc,Re - 10 K POT
R2,R5,R6 - 10 K
R3 - 1.5 K
R4 - 2.4 K
R7 - 330 K
Rb - 510 K
CI - 0.47 y
C2 - 50 p variable capacitor
C3 - 0.001 \a
C4 - 8 u
C5 - 0.1 v
C6 - 47p
IC1 - SN 74188 (ROM)
IC2 - DM 7416 (Inverter)
IC3 - DM 7408 (AND-gate)
IC4 - DM 7432 (OR-gate)
IC5 - LM 566 (VCO)













































Component List for Noise Amplifier and Summer
R1,R7 - 510 K
R2,R8 - 1.8K
R3,R9 - 330 K
R4,R10 - 200 Ohms
R5 - 10 K
R6 - 1 M POT
Rll - 10 K POT
CI - 8 y
C2,C3 - 0.47^
Q1,Q2 - 2N3405




LOW PASS FILTER DESIGN
The analog output of the AM in the receiver's passes
through a six-pole active low pass filter. It consists of
three second-order stages. Each second order stage is of
the voltage controlled voltage source (VCVS) or equal-
component-value Sallen-Key type [Ref. 5 ]. The active
device for each stage is a 741 operational amplifier.
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where k, , k*, k are the gains of the corresponding stages
In a Sallen-Key circuit the gain is given by
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